Part Number Hot Search : 
C8660 ZRC500 E004029 KBPC2508 BGF104 LL07W LB11922 KA741DTF
Product Description
Full Text Search
 

To Download AN603 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 AN603
Vishay Siliconix
Designing With the Si9978DW Configurable H-Bridge Controller
Wharton McDaniel
Currently, there are a number of fully integrated H-bridges on the market. Both bipolar and MOS technologies have been used to create these parts. However, all of them suffer from problems such as limited current handling capability, large package size, and difficulty of assembly. The Si9978DW addresses these problems with an architecture that allows flexible current handling capability, small size, and ease of assembly. Instead of trying to integrate the power devices with the controller on a single piece of silicon, the Si9978DW approach is to separate the controller from the MOSFETs. The benefit is efficient manufacture of both the controller and the MOSFETs, the flexibility to select the optimum MOSFET for the application, and the ability to use surface-mount parts for both the controller and MOSFETs which makes assembly easier. Altogether this means a low cost H-bridge solution. The Si9978DW is a monolithic controller designed to be used with LITTLE FOOTR power MOSFETs to create an all-n-channel H-bridge or two separate half bridges. In addition to this functional flexibility, the dual function allows standardization of components and reduces inventory costs. The Si9978DW features integral high-side drive circuitry and an internal voltage regulator, which allows operation over a 20to 40-V dc input voltage range. Protection features include cross-conduction protection, current limiting, and undervoltage lockout. The FAULT outputs indicate when undervoltage or overcurrent shutdown has occurred. The Si9978DW is packaged in a 24-pin wide body SOIC.
CONTROL LOGIC
The Si9978 has two modes of operation, full H-bridge, and independent half-bridge. The mode of operation determines the function of the input pins and the FAULT outputs. With the MODE pin at logic 1, which is the default condition, the Si9978 functions as a full H-bridge. With the MODE pin at logic 0, the Si9978DW functions as two independent half-bridges. The definitions of the control inputs depend on the mode of operation. All control inputs are pulled up to VDD. The FAULT outputs are open drain. Truth Tables have been provided for each mode of operation.
V+
24 Low-Voltage Regulator CAPA CAPB
Bootstrap Reg. Charge Pump
23 21 22
CAPA GTA SA CAPB GTB SB
VDD
1 Low-Side U.V. Lockout 3 5 4 6 7 2 8 9 11
VDD
High-Side U.V. Lockout Bootstrap Reg. Charge Pump
19 17 18
DIR/INA QS/INB PWM/ENB MODE BRK EN/ENA CL/FAULTB FAULT/FAULTA RA/CA
VDD VDD VDD VDD VDD VDD Input Logic VDD VDD
20 16 15
GBA GBB GND
One Shot
- + - +
13
ILA+
RB/CB
12
One Shot
14
ILB+
FIGURE 1. The Si9978 is made up of the control logic, the gate drive outputs, VDD regulator, and protection circuitry.
Document Number: 70574 08-Jun-00 www.vishay.com S FaxBack 408-970-5600
1
AN603
Vishay Siliconix
Full H-Bridge Operation When operating as a full H-bridge, the control inputs become DIR, QS, PWM, BRK, and EN. When connecting the bridge for anti-phase operation, the DIR input is driven by the control system PWM signal. When connected for sign-magnitude operation, the DIR input controls direction, and the system PWM signal drives the PWM input.
The low-side gate is driven directly from the commutation logic and is powered by VDD. This means that VDD must be decoupled with a 1-mF capacitor; otherwise the turn-on surge current can cause VDD to drop to the level of an undervoltage condition. The high side is a floating circuit powered from a combination bootstrap/charge pump supply. The bootstrap capacitor is charged to VDD when ever the low-side MOSFET is turned on. At all other times, the charge pump keeps the bootstrap capacitor charged, replacing the charge used in powering the high-side circuitry and in turning on the MOSFET. The value of the bootstrap capacitor is a function of the MOSFET being driven. The bootstrap voltage should not drop more than 1 V as the result of a MOSFET turn-on. For a 60-V dual n-channel MOSFET like the Si4946EY, 30 nC (Qg) is required for turn-on at a Vgs of 10 V. Using the equation C = Qg/VGS, 30 nF is required to provide sufficient charge for turn-on. To meet the criterion of dropping only 1 V at turn-on, the capacitor needs to be 10 times as large, making the equation CBOOT = 10(Qg/VGS). This makes the minimum value of CBOOT equal to 0.039 mF. Table 3 gives minimum recommended values for several MOSFETs that might be used with the Si9979. This minimum recommended value is one standard value above the minimum calculated value.
Independent Half-Bridge Operation In the independent half-bridge mode, the control inputs become the independent controls for each half-bridge, INA, ENA, INB, ENB. The BRK input is not functional in this mode of operation.
Gate Drive Outputs Each half-bridge output is driven by a pair of n-channel MOSFETs. These are controlled by a low- and a high-side gate driver. They have been designed to drive a 600-pF load with a 110-ns rise time and a 50-ns fall time.
TABLE 1. H BRIDGE MODE
MODE
1 1 1 1 1 1 1 1
DIR/ INA
1 1 0 0 X X X X
EN/ ENA
1 1 1 1 1 0 1 X
QS/ INB
1 0 1 0 X X X X
PWM/ ENB
BRK
0 0 0 0
ILA+
L L L L L L
ILB+
X X X X X X X
GTA
H
GBA
L L
GTB
L L H
GBB
CL/ FAULTB
1 1
FAULT/ FAULTA
1 1 1 1 1 1
Condition
L L L L L L H L L L
L L
1 1 1 1
Normal N l Operation O ti
X X X X
1 X 0 X
L L L L
H L L L
Brake Disable Over-current
X
X
1
0
Undervoltage on VDD
TABLE 2. HALF BRIDGE MODE
MODE
0 0 0 0 0 0 0
DIR/ INA
1 0 X X X X X
EN/ ENA
1 1 0 0 1 X X
QS/ INB
X X 1 0 X X X
PWM/ ENB
0 0 1 1 X 1 X
BRK
X X X X X X X
ILA+
L L L L
ILB+
L L L L X
GTA GBA
H L L L L X L H L L L X L
GTB GBB
L L H L X L L L L L H X L L
CL/ FAULTB
1 1 1 1 1
FAULT/ FAULTA
1 1 1 1
Condition
Normal N l Operation O ti
Over-current on A 1 Over-current on B Undervoltage on VDD
X X X
L
0
0
www.vishay.com S FaxBack 408-970-5600
2
Document Number: 70574 08-Jun-00
AN603
Vishay Siliconix
TABLE 3. BOOTSTRAP CAPACITOR SELECTION
Part Number
Si4946 Si9956
rDS(on)
0.055 0.10
Qg @ VGS = 10 V (nC)
30 7
Minimum Recommended CBOOT (mF)
0.039 0.01
100-mV reference voltage on the inverting input and an external sensing resistor connected to the non-inverting input. These inputs should be connected directly to the sensing resistor. This will eliminate the effects of any noise in the ground traces. The motor current must generate 100 mV across a sensing resistor for the comparator to trip. This in turn triggers theone-shot, turning off the active MOSFETs for a period defined by the product of the appropriate R and C. If the current has dropped below the threshold by the time the off period has expired, the MOSFETs will be turned on again. If the overcurrent condition remains after the off period has expired, the MOSFETs will be held off until the current drops below the threshold. Cycle-by-cycle current limiting is achieved when the current limit off period is in the 100-ms range. If the current limit off period is reduced to the 10-ms range, a constant current mode current limit is achieved. In this mode, the RMS current (and therefore the torque) is maximized for the current limit setting. This result is particularly useful when a maximum acceleration rate is required at power on. Figure 3 shows typical current waveforms for both durations of the off period.
PROTECTION CIRCUITRY
The protection circuitry provides current limit, crossconduction protection, undervoltage lockout, and the FAULT output.
Current Limit The current limit circuitry consists of two comparators, each driving a one-shot multivibrator (Figure 2). In the full H-bridge mode, comparator A controls the entire H-bridge. In the half-bridge mode, the two comparators function independently with their respective half-bridge. Each comparator has an internal
To Commutation Logic
Current From 3-Phase MOSFET Bridge
One Shot RSENSE RT 100 mV
CT
FIGURE 2. Current Limit Circuitry
100 ms
10 ms
FIGURE 3. Current Waveforms
Document Number: 70574 08-Jun-00 www.vishay.com S FaxBack 408-970-5600
3
AN603
Vishay Siliconix
Cross Conduction Protection When driven as an anti-phase H-bridge or in the independent half-bridge mode, the high-side and low-side MOSFETs of each active phase are toggled. To prevent shoot-through, each half-bridge has break-before-make circuitry. This delays the MOSFET turn-on for approximately 250 ns from the turn-off of the opposite MOSFET. The Current Sense Resistor The current limit level is determined by the motor starting requirements, such as acceleration time, the power capability of the power MOSFETs, and the ability of the system power supply to supply current to the motor. For this design, the current limit level will be set at 3 A peak. There is a simple way to set this level. Select a sensing resistor which will give 100 mV when 3 A flows through it. Using Ohm's law, RS = 100 mV/IPK. Thus a 33-mW resistor is required. A 0.5-W resistor will handle the starting condition. At the load current of 2 A, power dissipation is less than 150 mW.
Undervoltage Lockout Internal circuitry monitors the voltage level on VDD and the high-side supplies. This ensures that there is sufficient voltage to turn on the MOSFETs. Should the voltage level on VDD drop below 0.75 x VDD, all gate drives will be turned off until the undervoltage condition is gone. Each of the high-side supplies is monitored only when it is referenced to ground. If the high-side voltage is under VDD - 3.3 V, the high side will not be allowed to turn on.
Current Limit One-Shot Timing If the current limit off-time is kept short, acceleration can take place as quickly as possible while respecting the peak starting current of 3 A. The recommended setting is 10 ms. Since this off-time is defined by the product of R and C, R is set to 100 kW , making C equal to 100 pF. Since the Si9978DW is connected as a full H-bridge, the comparator driven by ILA+ controls the current limit function for the entire H-bridge. RA and CA are the timing components and therefore assume the values of 100 kW and 100 pF. ILB+ and RB/CB should be connected to ground to ensure that noise does not cause a malfunction.
FAULT Outputs The Si9978DW has a pair of FAULT outputs whose exact function changes according to mode of operation. In the H-bridge mode, the FAULT output indicates either an undervoltage or a current limit condition. The CL output indicates when there is a current limit condition. In the half-bridge mode, these outputs become FAULTA and FAULTB, indicating either an undervoltage or a current limit condition for their respective half-bridge. These outputs are configured as open drain outputs. The open drain configuration permits connection to wide range of voltages and several FAULT outputs can be wire-OR'd. A negative going transition indicates the undervoltage or current limit condition exists.
Bootstrap Capacitor Selection The value of the bootstrap capacitor is determined by the gate charge required for the MOSFET selected. The Si4946EY requires 30 nC (Qg) at a Vgs of 10 V. Using the equation CBOOT = 10 (Qg/VGS), the typical value is 0.039 mF.
Decoupling
AN H BRIDGE CIRCUIT
Figure 4 shows a basic H-bridge circuit. This circuit is based on the Si9978DW driving two dual MOSFETs in SO packages (LITTLE FOOT). All that remains is the passive devices required for current limit timing, filtering of the floating high-side supplies, pull-ups for the FAULT outputs, and decoupling of the V+ power supply, the Si9978DW, and the power MOSFETs. Decoupling is required for V+, VDD, and the power MOSFETs. A 0.1-mF capacitor, C3, should be connected to the V+ pin. VDD requires a 1-mF capacitor, C2. C2 provides the surge current required from VDD during low-side MOSFET turn on in addition to stabilizing the VDD regulation circuit. Finally, 1-mF capacitors should be connected directly across each half-bridge from high-side drain to low-side source. This will minimize or eliminate the ringing seen on the MOSFET gate signals and noise generated by high switching speeds.
The Power MOSFETs Assuming that the H-bridge has to handle a 2-A load, a 130-mW (@25_C) MOSFET is needed to allow operation at elevated temperature. The Si4946EY exceeds this requirement with on-resistance of 55 mW at 25_C. With the junction at 150_C, the RDS(on) will rise to 0.11 W. At a 2-A load, the 0.5-W dissipation is within the Si4946EY's rating and leaves headroom for starting current.
www.vishay.com S FaxBack 408-970-5600
PC Board Layout Figure 5 shows the board layout of the basic H-bridge circuit. The board is double sided FR4 and measures 2.05" by 1.38". There are a couple of issues that need to be stressed when designing the PC board.
Document Number: 70574 08-Jun-00
4
AN603
Vishay Siliconix
LITTLE FOOTR V+ Q1 C2 C1 C6 V+ CAPA SA GTA GBA CAPB SB GTB GBB GND ILB+ ILA+ 24 23 22 21 20 19 18 17 16 15 14 13 Q2 Q4 C5 C4 A OUT B OUT C7 C3 Q3
U1 1 EN DIR PWM QS 2 3 4 5 6 7 8 9 10 11 12 R4 R3 VDD EN/ENA DIR/INA PWM/ENB QS/INB MODE BRK CL/FB F/FA NC RA/CA RB/CB
BRK CL FAULT
Si9978DW
VCC R2 100 kW R1 C8 GND
FIGURE 4. Basic H-Bridge Circuits
Decoupling Capacitors - Care must be taken in the placement and connection of the decoupling capacitors. The capacitor should be placed physically close to the device being decoupled. The connections should be direct and as short as possible. When decoupling a pin on an integrated circuit, connect the capacitor directly from the pin being decoupled to the ground pin of the IC. When decoupling a MOSFET half-bridge, connect the capacitor directly from the drain of the high-side MOSFET to the Source of the low-side MOSFET. Power and Ground Traces - The traces carrying the motor current should be kept separate from the power traces of
devices carrying signal level currents. This will minimize noise due to the high level currents drawn by a motor load. Do not use power or ground plane for this purpose. Also, make certain that these traces are made wide enough to minimize the voltage drop created by the motor current.
Heat Transfer and LITTLE FOOT - Surface mount power MOSFETs rely on the PC board to serve as a heat sink. Wide traces should be connected to the Drain pins of the power MOSFETs to draw heat away from their packages and transfer the heat into the PC board. These traces should be at least 0.1" wide.
Component Placement
Top Copper
Bottom Copper
FIGURE 5.
Document Number: 70574 08-Jun-00 www.vishay.com S FaxBack 408-970-5600
5
AN603
Vishay Siliconix
CONCLUSION
By separating the controller and the power MOSFETs, the Si9978DW yields a good balance between circuit integration, compact H-bridge size and flexibility in application. The controller functions are highly integrated, leaving only a few
external passive components. The integration makes it easy to use n-channel LITTLE FOOT which are electrically, volumetrically, and economically efficient. Also, since they are separate from the controller, the MOSFETs can be matched to the load. The Si9978DW, combined with LITTLE FOOT, gives compact, flexible H-bridge drive circuits for dc motor control.
www.vishay.com S FaxBack 408-970-5600
6
Document Number: 70574 08-Jun-00


▲Up To Search▲   

 
Price & Availability of AN603

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X